Digital Design Through Verilog HDL
Thursday, 19 March 2015
BASICS
Logic Synthesis
//
assign z = (a & b) | c;
// dataflow a assign z = sel ? a : b;
No comments:
Post a Comment
Newer Post
Older Post
Home
Subscribe to:
Post Comments (Atom)
No comments:
Post a Comment